Showing posts with label UART. Show all posts
Showing posts with label UART. Show all posts

Monday, October 27, 2014

Xmodem

Note,

there has three ways to sent file to destination with “Tera term”.

1. Checksum

128-byte packets

2. CRC

128-byte packets

3. 1k

1024-byte packets was the most popular such solution. In this case, the throughput at 9600 bit/s is 81%

lsz [2]

-vv verbose

-X xmodem

-k 1k

-b binary

 

Reference

[1] http://en.wikipedia.org/wiki/XMODEM

[2] https://opengear.zendesk.com/entries/22923362-Serial-port-file-transfer-using-X-Y-Zmodem

Register Transfer Level Design with Verilog (1) [ebook]

設計程式之所以有趣不外乎是它的千變萬化,同樣的結果卻有不同的寫法。 但這些不同寫法當中也並沒有分誰對誰錯,也沒有制定標準來規範何事該用何解。 這也就是我們設計者的珍貴!! [1] Primitive Instantiations 在Verilog中最基本的邏輯...