Showing posts with label UART. Show all posts
Showing posts with label UART. Show all posts
Wednesday, February 11, 2015
Monday, October 27, 2014
Xmodem
Note,
there has three ways to sent file to destination with “Tera term”.
1. Checksum
128-byte packets
2. CRC
128-byte packets
3. 1k
1024-byte packets was the most popular such solution. In this case, the throughput at 9600 bit/s is 81%
lsz [2]
-vv verbose
-X xmodem
-k 1k
-b binary
Reference
[1] http://en.wikipedia.org/wiki/XMODEM
[2] https://opengear.zendesk.com/entries/22923362-Serial-port-file-transfer-using-X-Y-Zmodem
Subscribe to:
Posts (Atom)
Register Transfer Level Design with Verilog (1) [ebook]
設計程式之所以有趣不外乎是它的千變萬化,同樣的結果卻有不同的寫法。 但這些不同寫法當中也並沒有分誰對誰錯,也沒有制定標準來規範何事該用何解。 這也就是我們設計者的珍貴!! [1] Primitive Instantiations 在Verilog中最基本的邏輯...
-
在之前的文章中有提到UEFI的系統大概可以區分兩個階段,起初是Boot Service再來就是Runtime Service(RS)如紅框所涵蓋的程序都可以稱為RS。 區分這兩個Service最重要的一項轉類點函數為 ExitBootServices()...
-
Handle的類型主要可以區分為這三種 executable image (drivers, application) – Agent Handles devices (network controller, hard drive partitions) – Cont...
-
Shell> devices 透過這個指令可以觀察目前UEFI內有幾個硬體被控制著。也提供不少的訊息給設計者,如 TYPE是說明此設備是 [R] Root Controller [B] Bus Controller [D] Device Controller ...